CH7523

如果您对产品有相关疑问,或者遇到任何,您都可以注册网站帐号,
然后到技术支持论坛去提问寻求帮助。

特征


  • Compliant with DisplayPort (DP) specification version 1.2.

  • Support 2 Main Link Lanes at either 1.62Gb/s or 2.7Gb/s link rate

  • Support CVBS output in format of NTSC or PAL

  • HDCP engine compliant with HDCP 1.3 specification with internal HDCP Keys

  • Embedded MCU to handle the control logic

  • Support device boot up by automatically loading firmware from on-chip flash Boot ROM

  • Integrated EDID Buffer

  • Supports Enhanced Framing Mode

  • 2 work modes: connect 27MHz crystal, inject 27MHz clock

  • TV connection detection supported

  • DP input detection supported

  • Support RGB to YCC conversion in ITU-R BT.601 and 709 color space

  • Support Auto Power Saving mode and low stand-by current

  • Support Spread Spectrum Clocking (de-spreading) for EMI reduction

  • DP AUX channel and IIC slave interface are available for firmware update and debug

  • Low power architecture

  • RoHS compliant and Halogen free package

  • Offered in 40-Pin QFN package (5 x 5 mm)

描述

Chrontel’s CH7523 is a low-cost, low-power semiconductor device that translates the DisplayPort signal to the CVBS. This innovative DisplayPort receiver with an integrated SDTV encoder is specially designed to target the DisplayPort Docking Station and Automobile Entertainment Device. Through the CH7523’s advanced decoding / encoding algorithm, the input DisplayPort high-speed serialized multimedia data can be seamlessly converted to SDTV video output.

The CH7523 is compliant with the DisplayPort Specification 1.2. With internal HDCP key Integrated, the device support HDCP 1.3 specifications. In the device’s receiver block, which supports two DisplayPort Main Link Lanes input with data rate running at either 1.62Gb/s or 2.7Gb/s, can accept RGB digital formats in either 18- bit 6:6:6 or 24-bit 8:8:8, and converted the input signal to CVBS/S-Video. Leveraging the DisplayPort’s unique source/sink “Link Training” routine, the CH7523 is capable of instantly bring up the video display to the analog TV when the initialization process is completed between CH7523 and the graphic chip.

With sophisticated MCU and the Boot ROM embedded, CH7523 support auto-boot and EDID buffer. After the configuration by firmware, which is auto loaded from Boot ROM, CH7523 can support DP input detection, TV connection detection and determine to enter into Power saving mode automatically.

结构图

应用说明

暂无信息

技术报告

暂无信息

规格

Input Interface eDP/DP

Output Interface CVBS

Audio Interface IIS, SPDIF Output

Other features   No

Package Type QFN40

订单信息

Part Number Package Type Operating Temperature Range Minimum Order Quantity

CH7523A-BF 40 QFN, Lead-free Commercial : 0 to 70°C 490/Tray

视频

暂无信息
分享与关注:

关于我们

了解更多
昆泰集成电路(上海)有限公司是美国Chrontel,Inc.在上海的全资子公司。Chrontel成立于1986年,是一家从事混合信号集成电路研发与生产的公司,总部位于美国硅谷圣何西,并于世界各地拥有多家子公司和办事机构。我们的产品包括电视解码器,电视编码器,DVI/LVDS/HDMI编码器,数字电视解调器,图像和音频处理,显示...

联系信息


地址:中国上海浦东新区龙东大道3000号1号楼101室

电话:86-21-68791668

传真:86-21-68791558


      总公司网站: www.chrontel.com


      电子邮件:ke.liu@chrontel.com.cn

Copyright © 1998-2017 Chrontel, Inc. All Rights Reserved.     沪公网安备 31011502003526号      沪ICP备15010045号     隐私保护 法律声明